

# 01




Size Custom	Document Number <b>Block Diagram</b>
----------------	---

Date: Tuesday, March 13, 2018	Sheet 1 of 6
-------------------------------	--------------


Rev  
1/

## CFL-H Processor (CLK,MISC,JTAG)


## Processor pull-up (CPU)



Host CLK:  
Trace length < 11000 mils  
Trace spacing = 15 / 20 mils, Impedance 85 ohm



PROCHOT# (50ohm)  
Trace Length <11 inches  
Cb need placement near VR



## Layout Notes:

H\_PWRGD (50ohm)  
Trace Length: 1-11 inches

CPU\_PLTRST# (50ohm)  
Trace Length: 10-17 inches

PM\_SYNC (50ohm)  
Trace Length: 1-11.25 inches

## CPU CORE SVID

Layout note:  
1.Need routing together  
2.ALERT need between CLK and DATA.


PLACE THE PU RESISTORS  
CLOSE TO VR  
PULL UP IS IN THE VR MODULE




CLOSE TO CPU  
PLACE THE PU RESISTORS




CLOSE TO CPU  
PLACE THE PU RESISTORS



THERMTRIP# (50ohm)  
Trace Length: 1.1-12 inches  
Rb need placement near PCH




PROC\_SEL#



## HWPD


Ra close to CPU side  
H\_VCCST\_PWRGD trace 0.3" - 1.5"



## CPU VDDQ

Note: please keep plane is enough for VDDQ 2.8A


Placement close to CPU.



## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

0 Enable; SET DFX\_ENABLED BIT IN DEBUG  
1, Disable;



## Configuration Signals:

The CFG signals have a default value of '1' if not terminated on the board.

CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	Note that some of the Intel reference designs board might connect CFG[0] to HOOK[2]. This route is not needed on a Oxm board.
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled
CFG[6.5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training



PROJECT : G3AE  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CFL 1/7 (JTAG/MISC)	1A
Date: Tuesday, March 13, 2018	Sheet 2 of 65	

## CFL-H Processor (DMI,PEG,FDI)

+1.2VSUS 2.6,10,17,18,52,58,61  
 +3VSS 10,12,14,29,30,33,34,35,37,42,43,44,45,46,51,52,53,56,57,58  
 +3V 9,10,11,12,13,14,16,17,18,21,22,28,29,30,31,34,36,37,38,39,40,41,42,46,53,55,56,61,62,63

dGPU

dGPU

## Layout Note: PEG\_RCOMP

Max Trace length = 600 MILS  
 Min Trace width = 5 MILS  
 Trace spacing to others = 15 MILS

DMI

DMI

UX1C  
 E25 PEG\_RXP\_0  
 D25 PEG\_RXN\_0  
 E24 PEG\_RXP\_1  
 F24 PEG\_RXN\_1  
 E23 PEG\_RXP\_2  
 D23 PEG\_RXN\_2  
 E22 PEG\_RXP\_3  
 D22 PEG\_RXN\_3  
 E21 PEG\_RXP\_4  
 D21 PEG\_RXN\_4  
 F20 PEG\_RXP\_5  
 E20 PEG\_RXN\_5  
 D19 PEG\_RXP\_6  
 E19 PEG\_RXN\_6  
 F18 PEG\_RXP\_7  
 E18 PEG\_RXN\_7  
 D17 PEG\_RXP\_8  
 E17 PEG\_RXN\_8  
 F16 PEG\_RXP\_9  
 E16 PEG\_RXN\_9  
 D15 PEG\_RXP\_10  
 E15 PEG\_RXN\_10  
 F14 PEG\_RXP\_11  
 E14 PEG\_RXN\_11  
 D13 PEG\_RXP\_12  
 E13 PEG\_RXN\_12  
 F12 PEG\_RXP\_13  
 E12 PEG\_RXN\_13  
 D11 PEG\_RXP\_14  
 E11 PEG\_RXN\_14  
 F10 PEG\_RXP\_15  
 E10 PEG\_RXN\_15

UX1D  
 K30 DDH1\_TXP\_0  
 J30 DDH1\_TXN\_0  
 J34 DDH1\_TXP\_1  
 H37 DDH1\_TXN\_1  
 H36 DDH1\_TXP\_2  
 J37 DDH1\_TXN\_2  
 J36 DDH1\_TXP\_3  
 J36 DDH1\_TXN\_3  
 D27 DDH1\_AUXP  
 E27 DDH1\_AUXN  
 H34 DDH2\_TXP\_0  
 H33 DDH2\_TXN\_0  
 F37 DDH2\_TXP\_1  
 G38 DDH2\_TXN\_1  
 F34 DDH2\_TXP\_2  
 F35 DDH2\_TXN\_2  
 E37 DDH2\_TXP\_3  
 E36 DDH2\_TXN\_3  
 F26 DDH2\_AUXP  
 E26 DDH2\_AUXN  
 C34 DDH3\_TXP\_0  
 D34 DDH3\_TXN\_0  
 B36 DDH3\_TXP\_1  
 B34 DDH3\_TXN\_1  
 F33 DDH3\_TXP\_2  
 C35 DDH3\_TXN\_2  
 B33 DDH3\_TXP\_3  
 C35 DDH3\_TXN\_3  
 A27 DDH3\_AUXP  
 B27 DDH3\_AUXN

UX1E  
 B25 PEG\_TXP0\_C C2011 0.22u/10V\_4  
 A25 PEG\_TXN0\_C C2010 0.22u/10V\_4  
 B24 PEG\_TXP1\_C C2007 0.22u/10V\_4  
 C24 PEG\_TXN1\_C C2008 0.22u/10V\_4  
 B23 PEG\_TXP2\_C C2006 0.22u/10V\_4  
 A23 PEG\_TXN2\_C C2000 0.22u/10V\_4  
 B22 PEG\_TXP3\_C C1995 0.22u/10V\_4  
 C22 PEG\_TXN3\_C C1996 0.22u/10V\_4  
 B21 PEG\_TXP4\_C C1996 0.22u/10V\_4  
 A21 PEG\_TXN4\_C C1992 0.22u/10V\_4  
 B20 PEG\_TXP5\_C C1988 0.22u/10V\_4  
 C20 PEG\_TXN5\_C C1991 0.22u/10V\_4  
 B18 PEG\_TXP6\_C C1987 0.22u/10V\_4  
 A18 PEG\_TXN6\_C C1986 0.22u/10V\_4  
 B18 PEG\_TXP7\_C C1985 0.22u/10V\_4  
 C18 PEG\_TXN7\_C C1985 0.22u/10V\_4  
 A17 PEG\_TXP8\_C C1985 0.22u/10V\_4  
 B17 PEG\_TXN8\_C C1985 0.22u/10V\_4  
 C16 PEG\_TXP9\_C C1985 0.22u/10V\_4  
 B16 PEG\_TXN9\_C C1985 0.22u/10V\_4  
 A15 PEG\_TXP10\_C C1985 0.22u/10V\_4  
 B15 PEG\_TXN10\_C C1985 0.22u/10V\_4  
 C14 PEG\_TXP11\_C C1985 0.22u/10V\_4  
 B14 PEG\_TXN11\_C C1985 0.22u/10V\_4  
 A13 PEG\_TXP12\_C C1985 0.22u/10V\_4  
 B13 PEG\_TXN12\_C C1985 0.22u/10V\_4  
 C12 PEG\_TXP13\_C C1985 0.22u/10V\_4  
 B12 PEG\_TXN13\_C C1985 0.22u/10V\_4  
 A11 PEG\_TXP14\_C C1985 0.22u/10V\_4  
 B11 PEG\_TXN14\_C C1985 0.22u/10V\_4  
 C10 PEG\_TXP15\_C C1985 0.22u/10V\_4  
 B10 PEG\_TXN15\_C C1985 0.22u/10V\_4

UX1F  
 D8 DMI\_RXP\_0  
 E8 DMI\_RXN\_0  
 E6 DMI\_RXP\_1  
 F6 DMI\_RXN\_1  
 D5 DMI\_RXP\_2  
 E5 DMI\_RXN\_2  
 J8 DMI\_RXP\_3  
 J8 DMI\_RXN\_3

UX1G  
 D8 DMI\_TXP\_0  
 E8 DMI\_TXN\_0  
 C6 DMI\_TXP\_1  
 B6 DMI\_TXN\_1  
 B5 DMI\_TXP\_2  
 A5 DMI\_TXN\_2  
 D4 DMI\_TXP\_3  
 B4 DMI\_TXN\_3

UX1H  
 D29 EDP\_TXP\_0  
 E29 EDP\_TXN\_0  
 F28 EDP\_TXP\_1  
 A28 EDP\_TXN\_1  
 B29 EDP\_TXP\_2  
 C28 EDP\_TXN\_2  
 B28 EDP\_TXP\_3  
 C28 EDP\_TXN\_3  
 C26 EDP\_TXP\_4  
 B26 EDP\_TXN\_4  
 A33 EDP\_DISP\_UTIL TP1091  
 D37 EDP\_RCOMP R1104 24.9/F\_4 +VCCIO

UX1I  
 G27 AUD\_AZACPU\_SCLK  
 G25 AUD\_AZACPU\_SDO\_R  
 G23 AUD\_AZACPU\_SDO\_R


UX1J  
 R12429 2K\_1%\_4  
 R12430 2K\_1%\_4



PROJECT : G3AE  
 Quanta Computer Inc.


Size Custom Document Number CFL 27 (DMI/EDP/PEG) Rev 1A  
 Date: Tuesday, March 13, 2018 Sheet 3 of 65

## CFL-H Processor (DDR4)




## SKYLAKE Processor (POWER)

From CFL-H Power Map  
**+VCCGT Iccmax = 32A**  
**+VCCGT IccPL2 = 25A**




## Thermal Protect


Under CPU pipe for travel bag test






For SSD





GPU VR area to monitor VR/VRAM temp.





	+VCCSA	53,55
	+VCCIO	3,58
	+1.2VSUS	2,10,17,18,52,58,61

**Follow CFL-H Power Map 45W(GT2): VCCSA=11.1A**



Follow CFL-H Power Map 45W: VDDQ=11.5A








USB 2.0 PORT	
PORT1	USB2 MB
PORT2	USB2 DB-1
PORT3	USB2 DB-2
PORT4	USB2.0 For Type C
PORT5	IR CAM
PORT6	CAMERA
PORT7	WLAN
PORT8	NC
PORT9-14	NC



## GFX Present




If OTG is not implemented on the platform, then USB2\_ID and USB2\_VBUSSENSE should both be connected to ground.

## GPD\_7 Reserved

External pull-up is required. Recommend 100K. This strap should sample HIGH. There should not be any on-board device driving it to opposite direction during strap sampling

## XTAL INPUT

HIGH -> DIFFERENTIAL  
LOW -> SINGLE ENDED



## BOM:DIS Only



## USB3.0 (M/B)

## USB3.0 (Small Board-1)

## USB3.0 (Small Board-2)

## USB3.0 (M/B)

## USB3.0 (Small Board-1)

## USB3.0 (Small Board-2)

## USB3.0 (M/B)

## USB3.0 (Small Board-1)






## USB3.0 (Small Board-2)

## USB3.0 (M/B)




**PROJECT : G3AE**  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 1/7 (DMI/USB/PCIE)	1A
Date: Tuesday, March 13, 2018	Sheet 9 of 65	














**Table 10-4. PCH-H Estimated  $I_{CC}^3$  with Integrated 1.8V VRM Mode OFF (H Mobile SKUs)**





## Pin Straps (Sheet 1 of 4)


Signal	Usage	When Sampled	Comment
GPP_B14 / SPKR	Top Swap Override	Rising edge of PCH_PWROK	<p>The signal has a weak internal pull-down.</p> <p>0 = <b>Disable</b> "Top Swap" mode. (Default)</p> <p>1 = <b>Enable</b> "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (default) for cycles going to the upper two 64-KB blocks in the FWH or the appropriate address lines (A16, A17, or A18) as selected in Top Swap Block size soft strap.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWROK is high.</li> <li>Software will not be able to clear the Top Swap bit until the system is rebooted.</li> <li>The status of this strap is readable using the Top Swap bit (Bus0, Device31, Function0, offset DCH, bit4).</li> <li>This signal is in the primary well.</li> </ol>
GPP_B18 / GSPiO_MOSI	No Reboot	Rising edge of PCH_PWROK	<p>The signal has a weak internal pull-down.</p> <p>0 = <b>Disable</b> "No Reboot" mode. (Default)</p> <p>1 = <b>Enable</b> "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWROK is high.</li> <li>This signal is in the primary well.</li> </ol>
GPP_C2 / SMBALERT#	TLS Confidentiality	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = <b>Disable</b> Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)</p> <p>1 = <b>Enable</b> Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after RSMRST# de-asserts.</li> <li>This signal is in the primary well.</li> </ol>

## TOP SWAP OVERRIDE STRAP

The signal has a weak internal pull-down.

0 = Disable "Top Swap" mode. (Default)

1 = Enable "Top Swap" mode. This inverts an address




## TLS CONFIDENTIALITY ENABLED

This signal has a weak internal pull-down.

0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)

1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.




## NO REBOOT IF SAMPLED HIGH

The signal has a weak internal pull-down.

0 = Disable "No Reboot" mode. (Default)


1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.



This signal has a weak internal pull-down.

0 = Enable security measures defined in the Flash Descriptor. (Default)

1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external Pull-up in manufacturing/debug environments ONLY.



## Pin Straps (Sheet 3 of 4)

Signal	Usage	When Sampled	Comment
SPiO_I03	Reserved	Rising edge of RSMRST#	<p>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.</p> <p>This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p>
HDA_SDO / I2SD0_TSD	Flash Descriptor Security Override	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = <b>Enable</b> security measures defined in the Flash Descriptor. (Default)</p> <p>1 = <b>Disable</b> Flash Descriptor Security (override). This strap should only be asserted high using external Pull-up in manufacturing/debug environments ONLY.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWROK is high.</li> <li>This signal is in the primary well.</li> </ol>
GPP_H12 / SMLALERT#	eSPI Flash Sharing Mode	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = Master Attached Flash Sharing (MAFS) enabled (Default)</p> <p>1 = Slave Attached Flash Sharing (SAFS) enabled.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after RSMRST# de-asserts.</li> <li>This signal is in the primary well.</li> </ol> <p><b>Warning:</b> This strap must be configured to '0' (SAFS is disabled) if the eSPI or LPC strap is configured to '0' (eSPI is disabled).</p>
GPP_I6 / DDPB_C-TRLDATA	Display Port B Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Port B is not detected. (Default)</p> <p>1 = Port B is detected.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWROK de-asserts.</li> <li>This signal is in the primary well.</li> </ol>
GPP_I8 / DDPC_C-TRLDATA	Display Port C Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Port C is not detected. (Default)</p> <p>1 = Port C is detected.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWROK de-asserts.</li> <li>This signal is in the primary well.</li> </ol>
GPP_I10 / DDPD_CTRLDATA	Display Port D Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Port D is not detected. (Default)</p> <p>1 = Port D is detected.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWROK de-asserts.</li> <li>This signal is in the primary well.</li> </ol>
GPP_F23	Display Port F Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Port F is not detected. (Default)</p> <p>1 = Port F is detected.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWROK de-asserts.</li> <li>This signal is in the primary well.</li> <li>This strap applies to platforms that support Display Port F only. Refer to the platform's processor documentation for info on Display Port F support.</li> </ol>

## Pin Straps (Sheet 4 of 4)


Signal	Usage	When Sampled	Comment
GPP_J4 / CNV_BRI_DT / UART0_RTS#	XTAL Frequency Select	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH.</p> <p>0 = 38.4 MHz XTAL frequency selected. (Default)</p> <p>1 = 24MHz XTAL frequency selected.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after RSMRST# de-asserts.</li> <li>This signal is in the primary well.</li> </ol>
GPP_J6 / CNV_RGL_DT / UART0_TXD	M.2 CNV Mode Select	Rising edge of RSMRST#	<p>An external pull-up or pull-down is required.</p> <p>0 = Integrated CNVi enable.</p> <p>1 = Integrated CNVi disable.</p>
GPP_J9	1.8V VCCSPI	Rising edge of RSMRST#	<p>The signal has a weak internal pull-down.</p> <p>0 = VCCSPI is connected to 3.3V rail</p> <p>1 = VCCSPI is connected to 1.8V rail</p> <p><b>Note:</b> If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os</p>
GPD7	Reserved	Rising edge of DSW_PWROK	<p>External pull-up is required. Recommend 100K.</p> <p>This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling</p>

## M.2 CNVi Mode Select

An external pull-up or pull-down is required.

0 = Integrated CNVi enable.

1 = Integrated CNVi disable.




## XTAL Frequency Select

This signal has a weak internal pull-down.

An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH.

0 = 38.4 MHz XTAL frequency selected. (Default)

1 = 24MHz XTAL frequency selected.



## GPP\_J9 1.8V VCCSPI:

The signal has a weak internal pull-down

0 = VCCSPI is connected to 3.3V rail

1 = VCCSPI is connected to 1.8V rail

**Note:** If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os





**PROJECT : G3AE**  
Quanta Computer Inc.


Size	Document Number	Rev
	APS(NA)	1A
Date: Tuesday, March 13, 2018	Sheet 16	of 65



+2.5VSUS	18,52	
DDR_VTT	18,52	
+1.2VSUS	2,6,10,18,52,58,61	
+3V	9,10,11,12,13,14,16,18,21,22,28,29,30,31,34,36,37,38,39,40,41,42,46,53,55	A










Table 5.3 RAMCFG

Table 5.3 RAMCFG

STRAP2	STRAP1	STRAP0	RAMCFG Setting Number
L	L	L	0 (0x000)
L	L	H	1 (0x001)
L	H	L	2 (0x002)
L	H	H	3 (0x003)
H	L	L	4 (0x004)
H	L	H	5 (0x005)
H	H	L	6 (0x006)
H	H	H	7 (0x007)
L	L	M	8 (0x008)
L	M	L	9 (0x009)
L	M	H	10 (0x00A)
















Table 5.4 G-Sync Description for G-Sync Pro

Table 5.4 G-Sync Description for G-Sync Pro

GPIO	GPIO Name	I/O	Functional Description	I/O Termination
GPIO0	GPIO0	Output	GPIO0	100 kΩ pull-up to VDD
GPIO1	GPIO1	Output	GPIO1	100 kΩ pull-up to VDD
GPIO2	GPIO2	Output	GPIO2	100 kΩ pull-up to VDD
GPIO3	GPIO3	Output	GPIO3	100 kΩ pull-up to VDD
GPIO4	GPIO4	Output	GPIO4	100 kΩ pull-up to VDD
GPIO5	GPIO5	Output	GPIO5	100 kΩ pull-up to VDD
GPIO6	GPIO6	Output	GPIO6	100 kΩ pull-up to VDD
GPIO7	GPIO7	Output	GPIO7	100 kΩ pull-up to VDD
GPIO8	GPIO8	Output	GPIO8	100 kΩ pull-up to VDD
GPIO9	GPIO9	Output	GPIO9	100 kΩ pull-up to VDD
GPIO10	GPIO10	Output	GPIO10	100 kΩ pull-up to VDD
GPIO11	GPIO11	Output	GPIO11	100 kΩ pull-up to VDD
GPIO12	GPIO12	Output	GPIO12	100 kΩ pull-up to VDD
GPIO13	GPIO13	Output	GPIO13	100 kΩ pull-up to VDD
GPIO14	GPIO14	Output	GPIO14	100 kΩ pull-up to VDD
GPIO15	GPIO15	Output	GPIO15	100 kΩ pull-up to VDD
GPIO16	GPIO16	Output	GPIO16	100 kΩ pull-up to VDD
GPIO17	GPIO17	Output	GPIO17	100 kΩ pull-up to VDD
GPIO18	GPIO18	Output	GPIO18	100 kΩ pull-up to VDD
GPIO19	GPIO19	Output	GPIO19	100 kΩ pull-up to VDD
GPIO20	GPIO20	Output	GPIO20	100 kΩ pull-up to VDD
GPIO21	GPIO21	Output	GPIO21	100 kΩ pull-up to VDD
GPIO22	GPIO22	Output	GPIO22	100 kΩ pull-up to VDD
GPIO23	GPIO23	Output	GPIO23	100 kΩ pull-up to VDD
GPIO24	GPIO24	Output	GPIO24	100 kΩ pull-up to VDD
GPIO25	GPIO25	Output	GPIO25	100 kΩ pull-up to VDD
GPIO26	GPIO26	Output	GPIO26	100 kΩ pull-up to VDD
GPIO27	GPIO27	Output	GPIO27	100 kΩ pull-up to VDD
GPIO28	GPIO28	Output	GPIO28	100 kΩ pull-up to VDD
GPIO29	GPIO29	Output	GPIO29	100 kΩ pull-up to VDD
GPIO30	GPIO30	Output	GPIO30	100 kΩ pull-up to VDD
GPIO31	GPIO31	Output	GPIO31	100 kΩ pull-up to VDD
GPIO32	GPIO32	Output	GPIO32	100 kΩ pull-up to VDD
GPIO33	GPIO33	Output	GPIO33	100 kΩ pull-up to VDD
GPIO34	GPIO34	Output	GPIO34	100 kΩ pull-up to VDD
GPIO35	GPIO35	Output	GPIO35	100 kΩ pull-up to VDD
GPIO36	GPIO36	Output	GPIO36	100 kΩ pull-up to VDD
GPIO37	GPIO37	Output	GPIO37	100 kΩ pull-up to VDD
GPIO38	GPIO38	Output	GPIO38	100 kΩ pull-up to VDD
GPIO39	GPIO39	Output	GPIO39	100 kΩ pull-up to VDD
GPIO40	GPIO40	Output	GPIO40	100 kΩ pull-up to VDD
GPIO41	GPIO41	Output	GPIO41	100 kΩ pull-up to VDD
GPIO42	GPIO42	Output	GPIO42	100 kΩ pull-up to VDD
GPIO43	GPIO43	Output	GPIO43	100 kΩ pull-up to VDD
GPIO44	GPIO44	Output	GPIO44	100 kΩ pull-up to VDD
GPIO45	GPIO45	Output	GPIO45	100 kΩ pull-up to VDD
GPIO46	GPIO46	Output	GPIO46	100 kΩ pull-up to VDD
GPIO47	GPIO47	Output	GPIO47	100 kΩ pull-up to VDD
GPIO48	GPIO48	Output	GPIO48	100 kΩ pull-up to VDD
GPIO49	GPIO49	Output	GPIO49	100 kΩ pull-up to VDD
GPIO50	GPIO50	Output	GPIO50	100 kΩ pull-up to VDD
GPIO51	GPIO51	Output	GPIO51	100 kΩ pull-up to VDD
GPIO52	GPIO52	Output	GPIO52	100 kΩ pull-up to VDD
GPIO53	GPIO53	Output	GPIO53	100 kΩ pull-up to VDD
GPIO54	GPIO54	Output	GPIO54	100 kΩ pull-up to VDD
GPIO55	GPIO55	Output	GPIO55	100 kΩ pull-up to VDD
GPIO56	GPIO56	Output	GPIO56	100 kΩ pull-up to VDD
GPIO57	GPIO57	Output	GPIO57	100 kΩ pull-up to VDD
GPIO58	GPIO58	Output	GPIO58	100 kΩ pull-up to VDD
GPIO59	GPIO59	Output	GPIO59	100 kΩ pull-up to VDD
GPIO60	GPIO60	Output	GPIO60	100 kΩ pull-up to VDD
GPIO61	GPIO61	Output	GPIO61	100 kΩ pull-up to VDD
GPIO62	GPIO62	Output	GPIO62	100 kΩ pull-up to VDD
GPIO63	GPIO63	Output	GPIO63	100 kΩ pull-up to VDD
GPIO64	GPIO64	Output	GPIO64	100 kΩ pull-up to VDD
GPIO65	GPIO65	Output	GPIO65	100 kΩ pull-up to VDD
GPIO66	GPIO66	Output	GPIO66	100 kΩ pull-up to VDD
GPIO67	GPIO67	Output	GPIO67	100 kΩ pull-up to VDD
GPIO68	GPIO68	Output	GPIO68	100 kΩ pull-up to VDD
GPIO69	GPIO69	Output	GPIO69	100 kΩ pull-up to VDD
GPIO70	GPIO70	Output	GPIO70	100 kΩ pull-up to VDD
GPIO71	GPIO71	Output	GPIO71	100 kΩ pull-up to VDD
GPIO72	GPIO72	Output	GPIO72	100 kΩ pull-up to VDD
GPIO73	GPIO73	Output	GPIO73	100 kΩ pull-up to VDD
GPIO74	GPIO74	Output	GPIO74	100 kΩ pull-up to VDD
GPIO75	GPIO75	Output	GPIO75	100 kΩ pull-up to VDD
GPIO76	GPIO76	Output	GPIO76	100 kΩ pull-up to VDD
GPIO77	GPIO77	Output	GPIO77	100 kΩ pull-up to VDD
GPIO78	GPIO78	Output	GPIO78	100 kΩ pull-up to VDD
GPIO79	GPIO79	Output	GPIO79	100 kΩ pull-up to VDD
GPIO80	GPIO80	Output	GPIO80	100 kΩ pull-up to VDD
GPIO81	GPIO81	Output	GPIO81	100 kΩ pull-up to VDD
GPIO82	GPIO82	Output	GPIO82	100 kΩ pull-up to VDD
GPIO83	GPIO83	Output	GPIO83	100 kΩ pull-up to VDD
GPIO84	GPIO84	Output	GPIO84	100 kΩ pull-up to VDD
GPIO85	GPIO85	Output	GPIO85	100 kΩ pull-up to VDD
GPIO86	GPIO86	Output	GPIO86	100 kΩ pull-up to VDD
GPIO87	GPIO87	Output	GPIO87	100 kΩ pull-up to VDD
GPIO88	GPIO88	Output	GPIO88	100 kΩ pull-up to VDD
GPIO89	GPIO89	Output	GPIO89	100 kΩ pull-up to VDD
GPIO90	GPIO90	Output	GPIO90	100 kΩ pull-up to VDD
GPIO91	GPIO91	Output	GPIO91	100 kΩ pull-up to VDD
GPIO92	GPIO92	Output	GPIO92	100 kΩ pull-up to VDD
GPIO93	GPIO93	Output	GPIO93	100 kΩ pull-up to VDD
GPIO94	GPIO94	Output	GPIO94	100 kΩ pull-up to VDD
GPIO95	GPIO95	Output	GPIO95	100 kΩ pull-up to VDD
GPIO96	GPIO96	Output	GPIO96	100 kΩ pull-up to VDD
GPIO97	GPIO97	Output	GPIO97	100 kΩ pull-up to VDD
GPIO98	GPIO98	Output	GPIO98	100 kΩ pull-up to VDD
GPIO99	GPIO99	Output	GPIO99	100 kΩ pull-up to VDD







FBVDDQ\_MEM



Notes:

1. GPU debug pins; not connected to DRAM. See section 7.1.13.

Channel 1  
<0-31>Channel 0  
<0-31>

MF=1 mirrored

MF=0 Non-mirrored

QD0~7

QD8~15

QD16~23

QD24~31

QD56~63

QD48~55

QD40~47

QD32~39




Table 7-5. GDDR5 Mode F Mapping


GB3-256	Channel 0 0..31	GB3-256	Channel 1 32..63
CMD0	CAS*	CMD16	CAS*
CMD1	CKE	CMD17	CKE
CMD2	RST*	CMD18	RST*
CMD3	RA*	CMD19	RA*
CMD4	A1_A9	CMD20	A1_A9
CMD5	A0_A10	CMD21	A0_A10
CMD6	A12_RFU	CMD22	A12_RFU
CMD7	AB*	CMD23	AB*
CMD8	A6_A11	CMD24	A6_A11
CMD9	A7_A8	CMD25	A7_A8
CMD10	WE*	CMD26	WE*
CMD11	A5_BA1	CMD27	A5_BA1
CMD12	A4_BA2	CMD28	A4_BA2
CMD13	A2_BA0	CMD29	A2_BA0
CMD14	A3_BA3	CMD30	A3_BA3
CMD15	CS*	CMD31	CS*

Notes:  
1. GPU debug pins; not connected to DRAM. See section 7.1.13.

Channel 0  
<0-31>

MF=0 Non-mirrored


QD0~7  
QD8~15  
QD16~23  
QD24~31



Channel 1  
<0-31>

MF=0 Non-mirrored

QD56~63  
QD48~55  
QD40~47  
QD32~39



19.30.22.24.25.26

FBVDDQ\_MEM

26

Table 7-5. GDDR5 Mode F Mapping

GB3-256	Channel 0 0..31	GB3-256	Channel 1 32..63
CMD0	CAS*	CMD16	CAS*
CMD1	CKE	CMD17	CKE
CMD2	RST*	CMD18	RST*
CMD3	RAS*	CMD19	RAS*
CMD4	A1_A9	CMD20	A1_A9
CMD5	A0_A10	CMD21	A0_A10
CMD6	A12_RFU	CMD22	A12_RFU
CMD7	AB*	CMD23	AB*
CMD8	A6_A11	CMD24	A6_A11
CMD9	A7_A8	CMD25	A7_A8
CMD10	WE*	CMD26	WE*
CMD11	A5_BA1	CMD27	A5_BA1
CMD12	A4_BA2	CMD28	A4_BA2
CMD13	A2_BA0	CMD29	A2_BA0
CMD14	A3_BA3	CMD30	A3_BA3
CMD15	C5*	CMD31	C5*
GB3-256 Channel 0 & 1			
CMD32	Hot used		
CMD33	Hot used		
CMD34	DEBUG*		
CMD35	DEBUG*		

Notes:

1. GPU debug pins; not connected to DRAM. See section 7.1.13.




PROJECT : G3AE  
Quanta Computer Inc.

Document Number  
N17E-GX-09(GDDR5)  
Date: Tuesday, March 13, 2019 11:00 AM


Not Support for N17E-G1

www.RepairLap.com



## LID Switch



## IR CAM Power SW




**eDP Conn.**







28,29,33,35,37,38,39,54,56,59  
9,10,11,12,13,14,16,17,18,21,22,28,29,31,34,36,37,38,39,40,41,42,46,53,55,56,61,62,63



## DisplayPort Source




## Input Equalization Selection for Main Link




EQ3	EQ2	EQ1	EQ0	8 Gbps Input EQ(dB)
0	0	0	0	3.3
0	0	0	1	3.8
0	0	1	0	4.3
0	0	1	1	4.8
0	1	0	0	5.4
0	1	0	1	5.8
0	1	1	0	6.3
0	1	1	1	6.8
1	0	0	0	7.2
1	0	0	1	7.7
1	0	1	0	8.1
1	0	1	1	8.5
1	1	0	0	8.9
1	1	0	1	9.2
1	1	1	0	9.6
1	1	1	1	9.9

## Output -1dB Compression Setting



SW1	SW0	mVppd#8 Gbps
0	0	700
0	1	800
1	0	900
1	1	1000

## Flat Gain Setting



FG1	FG0	Gain
0	0	-4 dB
0	1	-2 dB
1	0	+0 dB
1	1	+2 dB






Table 2-1: Source-Side Mini DisplayPort Connector Pin Assignment


Top Row			Bottom Row		
Pin Number	Signal Type	Pin Name	Pin Number	Signal Type	Pin Name
1	GND	GND	2	In	Hot Plug Detect
3	Out	ML_Lane 0 (p)	4	CONFIG (see note 1)	CONFIG1
5	Out	ML_Lane 0 (n)	6	CONFIG (see note 1)	CONFIG2
7	GND	GND	8	GND	GND
9	Out	ML_Lane 1 (p)	10	Out	ML_Lane 3 (p)
11	Out	ML_Lane 1 (n)	12	Out	ML_Lane 3 (n)
13	GND	GND	14	GND	GND
15	Out	ML_Lane 2 (p)	16	I/O	AUX_CH (p)
17	Out	ML_Lane 2 (n)	18	I/O	AUX_CH (n)
19	GND	GND	20	PWR Out (see note 2)	DP_PWR



For ESD

Layout note: Place close to mini display Conn

## support dual mode /0525



**PROJECT : G3AE**  
Quanta Computer Inc.

Size Custom Document Number  
NB5 Mini-DP/Re-driver  
Date: Tuesday, March 13, 2018 1 Sheet 30 of 65

9. Power Sequence








Table 16. Power Sequence Parameter

Symbol	Description	Min	Typical	Max	Units
R1	3.3V Rise Time	0.5	100		ms
R2	3.3V Off Time	50			ms
R3	1.0V (REGOUT) Settle Time	-	15		ms



Note: See the following section for power sequence requirements.

Place Cc, Ch, Ce, Cf close to each VDDIO pin-- 3,8,22,30  
Place Cg & Cd close to each VDDIO pin22



Power trace Layout W > 60mil  
Trace < 30 mil  
Width > 60 mil


RTL8111HS (SWR Mode) Pin-24 REGOUT : Switching Regulator 1.0V Output.  
RTL8111H (LDO Mode) Pin-24 REGOUT : LDO Regulator 1.0V Output.



0523 CQ  
Change U8504 P/N to DB0LL1LAN00 (Reco suggest)  
Change Symbol , Change net


LAN CONN

RJ45




RTL8111GS : Switching Regulator  
RTL8111G : LDO Regulator

## USB BC1.2




## USB 2.0/3.0 Combo MB


32




## USB3 Re-Driver (Only For 17")







TST : Low = Normal LFPS swing / High = Turn down LFPS swing




**SATA ODD 17" ONLY**






## SD Card to Small Board




For EMI





## Daughter Board

36



## PWR on M/B




JS-1012 Conn need to update to DFFC06FR196



**PROJECT : G3AE**  
**Quanta Computer Inc.**


Size	Document Number	Rev
	<b>DB/PWRB/CARDB</b>	<b>1A</b>
Date: Tuesday, March 13, 2018	Sheet 36 of 65	

KEYBOARD Con.






KEYBOARD BACKLIGHT Con.


Stuff Ca;  
LED OFF : KB\_GPO2# = H  
LED ON : KB\_GPO2# = L  
Stuff Cb;  
LED OFF : KB\_GPO2# = L  
LED ON : KB\_GPO2# = H



Touch Pad Connector AA type










## Combo Jack &amp; Mic Jack

## AUDIO COMBO JACK (Only For iPhone Type)






## TPM (2.0)



## Accelerometer Sensor



## LED Bar


7/13 Remove LED Bar Schematic



**PROJECT : G3AE**  
Quanta Computer Inc.

Size	Document Number	Rev
	TPM/G-Sensor/LED Bar	1A

Date: Tuesday, March 13, 2018 Sheet 41 of 65



### For HW Throttling





	AC_PRESENT_EC	H_PROCHOT#_EC	H_PROCHOT#
AC IN: AC mode Operation	H	L	H
AC remove: AC mode to DC mode	L	L	L
DC mode recover from PROCHOT	L	H	H


### Adapter select for EC

	Ra	Rb	ADAPTER_SEL_EC
15° N17E 150W w/TBT Q338	10K Ohm	X	3V
15° N17P 150W w/o TBT Q3AA	10K Ohm	20K Ohm	2V
17° N17E 230W w/TBT Q38B	20K Ohm	10K Ohm	1V
17° N17P 150W w/o TBT Q38A	X	10K Ohm	0V
10K Ohm : CS31002FB26			
20K Ohm : CS32002FB29			

### adapter Type check



25MHz, 30ppm, 20pF AR Crystal




JS-1007 Change to 4 lan


NOTE:

- SNK0\_DDC\_data/clock ?connect to 2K PU only if SRC0 is connected and support HDMI (a.i HDMI or DP++ connector). Otherwise can be 100k PD.
- SNK1\_DDC\_data ?connect to 100k PD. If SRC0 support HDMI, connect as SNK0\_CFG1 to GPU and/or appropriate AUX/DDC demux control
- SNK1\_DDC\_clock ?connect to 100k PD.


### 3Mbit Flash (Mutual for AR and ACE)

SPI/EE: AR to/from NVM  
3. ACF

— — — — —




```
TBT_SRC_CFG1 = 0 , AUX CONNECTS TO AR
TBT_SRC_CFG1 = 1 , ddc CONNECTS TO AR
```






**IF SOME OF GPIOs ARE NOT IN USE FOLLOW TABLE BELOW:**

GPIO	TERMINATION	Power Rating
GPIO_0	10K PU	VCC3V3
GPIO_1	10K PU	VCC3V3
GPIO_2	100K PD	
GPIO_3	100K PD	
GPIO_4	10K PU	VCC3V3
GPIO_5	10K PU	VCC3V3
GPIO_6	100K PD	
GPIO_7	100K PD	
GPIO_8	100K PD	
POC_GPIO_0	10K PU	VCC3V3
POC_GPIO_1	10K PU	VCC3V3
POC_GPIO_2	100K PD	
POC_GPIO_3	100K PD	
POC_GPIO_4	10K PU	VCC3V3
POC_GPIO_5	10K PU	VCC3V3
POC_GPIO_6	100K PD	






DEBUG PINS:	
PIN	TERMINATION
MONDC_SVR	GND
MONDC_DPSNK_0	GND
MONDC_DPSNK_1	GND
MONDC_DPSRC	GND
MONDC_CIO_0	GND
MONDC_CIO_1	GND
TEST_EDM	GND
FUSE_VQPS_64	GND
FUSE_VQPS_128	GND
ATEST_P/N	FLOATING
USB2_ATEST	FLOATING
PCIE_ATEST	FLOATING




```
0805 Modify
0822 Modify
```




For ICT test




**JTAG**



**PROJECT : G3AE**  
Quanta Computer Inc.







```

PQ0
Programmable input equalization levels; Internal pull down at ~150kΩ, 3.3V I/O.
L: default, LEQ, compensate channel loss up to 12dB @ HRR2
H: HREQ, compensate channel loss up to 15dB @ HRR2
M: LLEQ, compensate channel loss up to 5dB @ HRR2


CFG0_DP
Configuration pin for automatic EQ and AUX interception; Internal pull down at ~150kΩ, 3.3V I/O.
L: default, automatic EQ enable & AUX interception enable
H: automatic EQ disable & AUX interception enable
M: automatic EQ disable & AUX interception disable, no pre-emphasis, 600mVpp swing

CFG1_DP
Configuration pin for auto test and input offset cancellation, 3.3V IO, internal pull up at ~150K
H: default, auto test disable & input offset cancellation enable
L: auto test enable & input offset cancellation enable
M: auto test disable & input offset cancellation disable


```




Note : R12214/R12215/R12216/R12217 Close to CN7715



TBTA\_USB2\_D\_P\_R  
TBTA\_USB2\_D\_N\_R



9/27 DEL TVS





**PROJECT : G3AE**  
**Quanta Computer Inc.**



Size Document Number Rev 1A  
Date: Tuesday, March 13, 2018 Sheet 47 of 65

www.RepairLap.com

www.RepairLap.com

 NB5	<b>PROJECT : G3AE</b> Quanta Computer Inc.		
	Size Custom	Document Number <b>Thunderbolt &amp; Type C2(NA)</b>	Rev
	Date: Tuesday, March 13, 2018      Sheet 49 of 65		







USB Charge Support	Ra	Rb
VINE (No support)	Stuff	NA
ENVY (Support)	NA	Stuff


+VIN	28,35,37,40,50,52,53,54,55,57,58,59,62,64
+3VSS	10,12,14,29,30,33,34,35,37,42,43,44,45,46,52,53,55,56,57,58
+5VSS	10,29,32,35,36,37,38,45,47,52,54,56,57,58,59,61,62
+3VPCU	5,34,36,42,45,50,53
+5VPCU	38,50,56,61


NB5	<b>PROJECT : G3AE</b> Quanta Computer Inc.		
	Size	Document Number	Rev
	Custom	3/5VSS (SY8208B/SY8208C)	1A
	Date	Tuesday, March 13, 2018	Sheet 51 of 65





+VIN	28,35,37,40,50,51,53,54,55,57,58,59,62,64
+5VS5	10,29,32,35,36,37,38,45,47,51,54,56,57,58,59,61,62
+1.2VSUS	2,6,10,17,18,58,61
DDR_VTT	17,18
+2.5VSUS	17,18










+3V	9,10,11,12,13,14,16,17,18,21,22,28,29,30,31,34,36,37,38,39,40,41,42,46,53,61,62,63
+5V	28,29,30,33,37,38,39,59
+3V5	10,12,14,29,30,33,34,35,37,42,43,44,45,46,51,52,53,55,57,58
+5V5	10,29,32,35,36,37,38,45,47,51,52,54,57,58,59,61,62
+3VSUS	33,37
+3VLANVCC	31
+3V_DEEP_SUS	9,10,12,13,14,16,18,34,44,58



**PROJECT : G3AE**  
Quanta Computer Inc.

Size Custom	Document Number Load switch IC (AOZ1331D)	Rev 1A
Date: Tuesday, March 13, 2018	Sheet 56 of 65	



**PROJECT : G3AE**  
**Quanta Computer Inc.**


Size Custom  
 Document Number **+1V\_DEEP\_SUS/1.8V(AOZ2261)** Rev 1A  
 Date: Tuesday, March 13, 2018 Sheet 57 of 65

Reserve for Merge +1.0V and VCCIO

Volume Segment  
Vcc\_STG: 0.04A  
Vcc\_IO: 5.5A

<= 10ms full load ready  
Imax: 5.5A


For C10 Add



Volume Segment  
+VCCSTPLL: 0.06A  
Vcc\_STG: 0.02A  
Vcc\_PLL: 0.15A

<= 10ms, full load ready  
(Vcc\_ST+Vcc\_PLL)  
Imax: 0.23A

<= 240us, full load ready  
TDC: 0.26A




For C10 Add


+VCC\_IO +/-5%  
Continuous current: A  
Peak current: 6.4A

Idc=7A Isat=11A

connect to EE



For C10 Add




+1.05V	2,6,10,42
+3V5S	10,12,14,29,30,33,34,35,37,42,43,44,45,46,51,52,53,55,56,57
+5V5S	10,29,32,35,36,37,38,45,47,51,52,54,56,57,59,61,62
+VCCIO	3,6
+1.05V_DEEP_SUS	10,14,57
+1.2V_VCCPLL_OC	6
+1.2VSUS	2,6,10,17,18,52,61



PROJECT : G3AE  
Quanta Computer Inc.

Size	Document Number	Rev
C	+1.0V/+VCCSTPLL/+VCCIO	1A
Date: Tuesday, March 13, 2018	Sheet 56 of 65	



## NVVDD

1. Ripple Current:  
 $I_{rip}=14.35A$
2. Ripple Voltage:  
 $ESR/3=9mohm/3=3mohm$   
 $V_{rip}=3m \times 14.35A=43.05mV$

4. Frequency:  
 $F=300KHz$  (PR9004=499k ohm)
5. OCP:  
N17E-G1 MaxQ MOS=1.0mohm


Set = PR9220 to 11K  
 $V_{rip} = PR9008 \cdot 10uA \cdot 40mV = 118mV$   
 $I_{ocp} = (V_{rip}/R_{dson}) + I_{ripple}/2$   
 $= 72.7A$  (1 phase)  
 Total OCP=72.7\*3=218A (3 phase)



PROJECT : G3AE  
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	NVDD (RT8813D)	1A
Date:	Tuesday, March 15, 2016	Sheet 59 of 65


www.RepairLap.com



+VIN	28,35,37,40,50,51,52,53,54,55,57,58,59,62,64
+3VS5	10,12,14,29,30,33,34,35,37,42,43,44,45,46,51,52,53,55,56,57,58
+5VS5	10,29,32,35,36,37,38,45,47,51,52,54,56,57,58,59,62
+1.2VSUS	2,6,10,17,18,52,58

**PROJECT : G3AE**  
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	<b>1V8_MAIN_AON/PEX_VDD</b>	
Date Tuesday, March 13, 2018	Sheet 61	of 65







# EMI RD decide location, DB stage all no stuff

64

## EMI reserve for ISN(High Voltage/AC in ,DC in...)



## EMI reserve for ISN(Low Voltage/3V, 5V or...)



**PROJECT : G3AE**  
Quanta Computer Inc.

Size A	Document Number <b>EMI CAP</b>	Rev 1A
Date Tuesday, March 13, 2018		
Sheet 64 of 65		

www.RepairLap.com